Background {#Sec1}
==========

Even after decades of research, energy storage technology continues to be a major challenge for advanced modern society. The development of small size, lightweight, and environmentally friendly energy storage devices has attracted great attention owing to fast-growing energy demands for portable and wearable electronics \[[@CR1]\]. Therefore, energy storage systems including fuel cells, batteries, and supercapacitors are being adapted and optimized with nanostructured components \[[@CR2]\]. Among various nanostructure-based energy storage devices, nanocapacitor arrays have been extensively studied for the next generation of energy storage systems because of their moderate energy density and high power density \[[@CR3]\].

According to the well-known equation for a parallel-plate capacitor, *C = ε*~0~*ε*~r~*A*/*d*, where *C* is the capacitance, *ε*~0~ and *ε*~r~ are the dielectric constants of the vacuum and dielectric, respectively, *A* is the surface area of the electrode, and *d* is the thickness of the dielectric; the capacitance density can be increased by including high-permittivity dielectrics such as Al~2~O~3~, HfO~2~, and TiO~2~, including various hybrid dielectric stacks to increase *ε*~r~ and using three-dimensional (3D) capacitor designs to achieve a larger capacitor electrode area to increase *A* \[[@CR4]\]. Decreasing *d* is not usually an option for capacitors in power applications because this could lead to a higher leakage current and a lower breakdown voltage. Therefore, 3D nanocapacitor arrays with a high aspect ratio are considered to be a robust candidate to achieve a high capacitance density. To date, many methods have been proposed for the fabrication of 3D nanocapacitors, mainly focusing on different nanostructured templates such as anodic aluminum oxide (AAO) \[[@CR5]--[@CR11]\], carbon nanotubes (CNTs) \[[@CR12], [@CR13]\], silicon-based nanowires, nanoholes and nanopillars \[[@CR14]--[@CR18]\], and InAs nanowires \[[@CR19]\]. The AAO template has been widely used because nanopore arrays exhibit a high degree of regularity and uniformity. However, conventional AAO fabrication needs a relatively long time, the use of resources is inefficient, and the chemicals can be toxic, which restrict their practical application \[[@CR20]\]. Although a CNT template has a good electrical conductivity and can be used as capacitor electrodes, the production of CNTs usually needs quite a high growth temperature (\>750 °C) \[[@CR13]\]. The leakage current characteristics of the CNT-based nanocapacitors are usually unsatisfactory, which is attributed to the top connection of stand-up CNTs when they become long enough, thus resulting in an increase in leakage paths \[[@CR12]\]. Silicon-based nanostructures are easily integrated with current silicon technologies. Nevertheless, silicon nanoholes with a high aspect ratio are difficult to etch and the definition of multilayered structure capacitors requires costly lithography processes \[[@CR16]\]. The growth of silicon nanowires usually requires a relatively high temperature (\>400 °C), which is not suitable for flexible devices \[[@CR14]\].

During the past decade, ZnO nanostructures such as nanoparticles, nanorods, nanoforests, and nanowires (NWs) have been investigated intensively for various applications because of their wide bandgap, excellent thermal and chemical stability, and special electrical and optoelectronic characteristics \[[@CR21]--[@CR23]\]. For instance, ZnO nanoforests have been explored for photoelectrochemical applications because of their large surface area \[[@CR24]\], and long stand-up ZnO nanowires or nanorods are necessary for piezoelectric devices or solar cells \[[@CR25], [@CR26]\]. Nevertheless, there are no reports of using stand-up ZnO NW templates for the fabrication of 3D nanocapacitors. Various synthesis methods of ZnO NWs have been reported such as the vapor-liquid-solid process \[[@CR27]\], chemical vapor deposition (CVD) \[[@CR28]\], pulse laser deposition \[[@CR29]\], and hydrothermal synthesis \[[@CR30], [@CR31]\]. Among these growth processes, the hydrothermal synthesis is preferred because of its low cost, low growth temperature, and large growth area and because it is environmentally benign. On the other hand, the selection of electrode materials also plays an important role in the preparation of 3D nanocapacitors. Transparent conducting oxides (TCOs), including indium oxide and aluminum-doped zinc oxide (AZO), have many attractive properties such as good thermal stability, relatively low resistivity, and high transmittance \[[@CR32], [@CR33]\]. Introducing TCOs as electrodes of 3D nanocapacitors could make it possible for the integration of energy storage devices and optoelectronic devices.

Therefore, this article reports the preparation of stand-up ZnO nanowires on a silicon substrate using a hydrothermal synthesis. Using the ZnO nanowire as a template and the AZO film as an electrode, high-density 3D solid-state capacitors were fabricated and characterized physically and electrically for energy storage applications.

Methods {#Sec2}
=======

The experimental procedure for the fabrication of the ZnO NW-based nanocapacitor arrays is illustrated schematically in Fig. [1](#Fig1){ref-type="fig"}. The whole fabrication procedure included six key steps: deposition of a ZnO seed layer, growth of ZnO nanowires, deposition of a thin bottom electrode layer, deposition of a dielectric layer, deposition of a top electrode layer, definition of a top contact layer, and formation of the capacitors. The detailed process steps are described as follows.Fig. 1Schematic of the fabrication of the nanocapacitors based on ZnO nanowires

Growth of the Stand-Up ZnO Nanowires {#Sec3}
------------------------------------

ZnO nanowires were synthesized via a modified hydrothermal method, which was described in our previous paper \[[@CR34]\]. First, p-type Si wafers were cleaned with the standard Radio Corporation of America (RCA) cleaning process, and then, around 18 nm of a ZnO thin film was grown on the Si substrate at 200 °C using atomic layer deposition (ALD). This was then used as the seed layer of ZnO NWs. Zn(C~2~H~5~)~2~ and deionized water (DI water) were employed as the precursors for the ALD ZnO. Subsequently, the ZnO seed layer-coated Si substrate was transferred into a Teflon-lined stainless steel autoclave filled with aqueous solution consisting of 0.025 M zinc nitrate hexahydrate \[Zn(NO~3~)~2~·6H~2~O)\] and 0.025 M hexamethylenetetramine (C~6~H~12~N~4~). It is worthwhile emphasizing that the ZnO seed layer should be face down in the solution. The autoclave was sealed tightly and kept in a stove at 80 °C for 8 h. After that, the resulting sample was removed from the solution and thoroughly rinsed with DI water. It was then dried using a slow high-purity nitrogen flow.

Deposition of the Conducting and Insulating Thin Films {#Sec4}
------------------------------------------------------

First, a 10-nm AZO layer was deposited on the as-grown ZnO NWs using thermal ALD at 200 °C, which served as the bottom electrode layer. Herein, the AZO layer was composed of alternate 20 cycles of ZnO and 1 cycle of Al~2~O~3~, giving a resistivity of 1.8 × 10^−3^ Ω cm. ZnO and Al~2~O~3~ were grown from the Zn(C~2~H~5~)~2~/H~2~O and Al(CH~3~)~3~/H~2~O precursors, respectively. To investigate the effect of dielectric thickness, various thicknesses of Al~2~O~3~ layers (5, 10, 15, and 20 nm) were deposited using ALD at 200 °C, acting as the insulator for the nanocapacitors. After the deposition of Al~2~O~3~, a 150-nm AZO layer was deposited by ALD for the top electrode. Thus, the AZO/Al~2~O~3~/AZO capacitor stack was formed. To ensure full diffusion of the precursor molecules into and the gaseous byproducts out of the gaps among the ZnO NWs, five precursor-pulsing and purging durations were adopted in comparison with those normally used for a flat substrate.

Formation of the Contact and Definition of Capacitors {#Sec5}
-----------------------------------------------------

A 150-nm Mo layer serving as the top contact was deposited using radio frequency magnetron sputtering, and the shape and size of the contact pad were defined using photolithography and a metal lift-off process. Subsequently, the top AZO film outside the pads was etched using dilute hydrochloric acid, and thus, the separated capacitors consisting of nanocapacitors were formed for electrical characterization.

Characterization Methods {#Sec6}
------------------------

The top view and cross-sectional morphologies of the as-grown ZnO NWs and those coated with different thin films were characterized with scanning electron microscopy (SEM) (Zeiss SIGMA HD microscope, Germany). The cross-sectional images of the fabricated capacitors were observed using field-emission TEM (FEI Tecnai G2 F20 S-TWIN) with an accelerating voltage of 200 kV. Capacitance-voltage (*C*-*V*) and impedance measurements were carried out on a precision impedance analyzer (4294A; Agilent Technologies, Malaysia). Current-voltage (*I*-*V*) was measured on a semiconductor device analyzer (Agilent B1500A; Agilent Technologies, Japan). Charging-discharging characteristics of the capacitors were measured on a function/arbitrary waveform generator (Agilent 33250A; Agilent Technologies, Germany).

Results and Discussion {#Sec7}
======================

Figure [2](#Fig2){ref-type="fig"} shows the cross-sectional and top-view SEM images of the as-grown ZnO NWs and those coated with different thin films formed using ALD as well as the fabricated capacitor. As shown in Fig. [2a](#Fig2){ref-type="fig"}, the as-grown ZnO NWs on the seed layer of ZnO stand approximately in an upwards direction with a diameter of 20--30 nm and a height of 500--600 nm. The extracted area density of ZnO NWs is close to 7 × 10^9^ cm^−2^, which is in good agreement with the reported values \[[@CR23]\]. ZnO NWs with such a high density and high aspect ratio can guarantee a greatly increased electrode area and hence a significant enhancement in capacitance density. The top view of the ZnO NWs is shown in the inset of Fig. [2a](#Fig2){ref-type="fig"}, revealing their high density. After deposition of a 10-nm Al-doped ZnO (AZO) film, the ZnO NWs were coated uniformly with the AZO layer, displaying very smooth surfaces and increased diameters of the NWs, as shown in Fig. [2b](#Fig2){ref-type="fig"}. Subsequently, different thicknesses of Al~2~O~3~ films were deposited on the NWs, serving as the dielectric of the nanocapacitor, as illustrated in Fig. [2c](#Fig2){ref-type="fig"}--[f](#Fig2){ref-type="fig"}. As the thickness of Al~2~O~3~ increased from 5 to 20 nm, the gaps in the NWs were increasingly full. The diameters of the coated NWs showed an increasing trend, clearly demonstrated in the inserts of Fig. [2c](#Fig2){ref-type="fig"}--[f](#Fig2){ref-type="fig"}. After the deposition of a 150 nm AZO layer acting as the top electrode, the NWs were completely covered, as shown in Fig. [2g](#Fig2){ref-type="fig"}. The top-view SEM image reveals a rough top surface likely caused by the different heights of the ZnO NWs (see the insert of Fig. [2g](#Fig2){ref-type="fig"}). Finally, the fabricated capacitor with a Mo contact pad is shown in Fig. [2h](#Fig2){ref-type="fig"}, which actually consists of many nanocapacitors. Although irregular margins of the pad/AZO electrode can be observed in Fig. [2h](#Fig2){ref-type="fig"}, which could result from a lateral etching effect and/or the lift-off process, they can be ignored compared with the large area of the electrode.Fig. 2Cross-sectional SEM images of **a** the as-grown ZnO nanowires (NWs), **b** 10-nm AZO-coated ZnO NWs, **c**--**f** ZnO NWs surrounded by 10 nm AZO and 5, 10, 15, and 20 nm Al~2~O~3~, respectively, **g** the structures with deposition of 150 nm AZO acting as the top electrode, **h** the fabricated capacitor with a pad (shown by the *dark* region), and the area without a pad (shown by the *bright* region). The *insert* shows the top view of the corresponding sample at a 50° tilt

Figure [3](#Fig3){ref-type="fig"} shows the cross-sectional transmission electron microscopy (TEM) images of the fabricated capacitors with 5 and 20 nm of Al~2~O~3~ dielectric layers, respectively. It was found that each capacitor contains many 3D nanocapacitors based on the stand-up ZnO NW template, as shown in Fig. [3a, b](#Fig3){ref-type="fig"}. Additionally, the stand-up NWs are coated uniformly and conform to an Al~2~O~3~ dielectric layer, and the thickness of Al~2~O~3~ was accurately controlled, as shown in Fig. [3c, d](#Fig3){ref-type="fig"}.Fig. 3Cross-sectional TEM images of the fabricated nanocapacitors with **a** 5 nm and **b** 20 nm Al~2~O~3~ dielectric layers, respectively. Magnified cross-sectional TEM images of the nanocapacitors with **c** 5 nm of Al~2~O~3~ and **d** 20 nm of Al~2~O~3~

Figure [4](#Fig4){ref-type="fig"} shows the typical capacitance density as a function of voltage at 1 kHz for the ZnO NW-based capacitors with an Al~2~O~3~ dielectric layer ranging from 5 to 20 nm in comparison with the planar capacitor with a 5-nm Al~2~O~3~ dielectric. The C-V curves exhibited a shape typical of metal-insulator-metal capacitors, which was attributed to the metal-like AZO films with resistivity of 1.8 × 10^−3^ Ω cm. The inset shows a schematic of the electrical test structure, which illustrates that the AZO/Al~2~O~3~/AZO multi-layers act as a metal-insulator-metal structure, and the bulk of the ZnO NW/seed layer/Si substrate serves as a series resistor. As the thickness of Al~2~O~3~ increased gradually from 5 to 20 nm, the resulting capacitance density decreased. In theory, the capacitance density should increase four times as the thickness of Al~2~O~3~ decreases from 20 to 5 nm. However, in terms of the 5 nm Al~2~O~3~, a capacitance density as large as 92 fF/μm^2^ was achieved at zero voltage, which is about ten times that of the planar capacitor with 5 nm of Al~2~O~3~, and it is around eight times that (11 fF/μm^2^) of the 20 nm Al~2~O~3~. This deviates seriously from the theoretical value, which can be explained as follows. When the Al~2~O~3~ dielectric layer became very thick, the gaps in the NWs were easily filled; thus, the real contact area between the electrode and the dielectric layer decreased. This reduces the capacitance density. However, the theoretical capacitance of the fabricated capacitor was also estimated by considering each capacitor as an array of parallel cylindrical nanocapacitors. For a single nanocapacitor, the capacitance can be approximated by that of a cylindrical capacitor, described in Eq. (1) \[[@CR35]\]:Fig. 4Typical capacitance-voltage (*C*-*V*) characteristics of the ZnO NW-based capacitors with different thicknesses of the Al~2~O~3~ dielectric at 1 kHz. As a comparison, the *C*-*V* curve of the planar capacitor with a 5-nm Al~2~O~3~ dielectric is also illustrated. The *inset* shows the schematic of the electrical test structure$$\documentclass[12pt]{minimal}
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To observe the uniformity of the capacitance density of the fabricated capacitors, ten capacitors for each thickness of Al~2~O~3~ were randomly selected for *C*-*V* measurements at 1 kHz. Figure [5](#Fig5){ref-type="fig"} shows the cumulative distribution characteristics of the capacitance densities for capacitors with 5-, 10-, 15-, and 20-nm Al~2~O~3~ layers at 1 kHz and zero voltage. With respect to the 5-nm Al~2~O~3~ layer, the resulting capacitance density has a narrow distribution ranging from 85 to 92 fF/μm^2^; the capacitance density at a 50 % cumulative probability is as large as 89 fF/μm^2^. As the thickness of Al~2~O~3~ increases from 10 to 20 nm, the distribution of the resulting capacitance densities becomes much narrower. This indicates that our fabricated capacitors have quite good electrical uniformity, which relates to the uniform ZnO NWs.Fig. 5Distribution characteristics of the capacitance densities measured at 0 V and at 1 kHz for the fabricated capacitors with different thicknesses of Al~2~O~3~

Figure [6](#Fig6){ref-type="fig"} illustrates the leakage current density as a function of voltage for the fabricated capacitors with various thicknesses of Al~2~O~3~ at room temperature. The leakage current density (defined as the leakage current/the footprint area) decreases from 3.4 × 10^−8^ to 3.5 × 10^−9^ A/cm^2^ at 2 V as the thickness of Al~2~O~3~ increases from 5 to 20 nm. If the real contact area between the Al~2~O~3~ dielectric and the AZO electrode (denoted by RA) is taken into account, the resulting leakage current density should be even smaller. For example, for the capacitor with a 5-nm Al~2~O~3~ dielectric layer, using the capacitance obtained from the *C*-*V* measurements and the equation of a parallel plate capacitor, we extracted a real electrode area of 5.7 × 10^4^ μm^2^, which is more than five times the footprint area (100 × 100 μm^2^). Therefore, the real leakage current density was calculated to be 6 × 10^−9^ A/cm^2^, which is remarkably superior to most of the reported results. Such a low leakage current density was attributed to the high-quality Al~2~O~3~ dielectric and superior interfaces of AZO/Al~2~O~3~, which were formed by successive ALD of AZO and Al~2~O~3~ layers without breaking the vacuum.Fig. 6Dependence of the leakage current density on voltage for the fabricated capacitors with different thicknesses of Al~2~O~3~ (5, 10, 15, and 20 nm) at room temperature. All the current-voltage measurements were performed on capacitors with a footprint size of 100 μm × 100 μm

To compare the current work with other reports on nanocapacitors, Table [1](#Tab1){ref-type="table"} shows the characteristics of various reported nanocapacitors. Banerjee et al. \[[@CR5]\] reported the AAO template-based electrostatic nanocapacitors on a glass substrate, which exhibited a very high equivalent planar capacitance density (EPCD) and a small leakage current density. However, the corresponding capacitance was measured at a frequency as low as 20 Hz. As the authors mentioned, their capacitors showed noticeable capacitance dispersion when the measurement frequency was higher than 100 Hz, thus leading to a decrease in capacitance \[[@CR5]\]. Both the transfer and bonding of the AAO template onto other substrates are time-consuming and delicate operations. Klootwijk et al. \[[@CR16]\] demonstrated an EPCD of 440 fF/μm^2^ using ALD multiple layers of TiN/Al~2~O~3~ inside silicon trenches. The fabricated capacitor exhibited a relatively high leakage current density. However, the fabrication of this type of nanocapacitor needs multiple lithography and etching steps, especially for the reactive ion etching process for the Si trenches with a high aspect ratio. These definitely increase the fabrication cost. Although Morel et al. \[[@CR14]\] reported Si nanowire-based nanocapacitors with an EPCD of 180 fF/μm^2^, the leakage current density was not satisfactory. This is likely because of the diffusion of the copper catalyst incorporated in the growth of the Si nanowires. It also needed a relatively high temperature (425 °C) for the growth of the Si NWs. Briefly, compared with other nanocapacitors based on various templates, our capacitor with 5 nm of Al~2~O~3~ has a high EPCD up to 92 fF/μm^2^ and an extremely low leakage current density of 3.4 × 10^−8^ A/cm^2^ at 2 V. Most importantly, easily processable ZnO NWs were adopted as a template for our nanocapacitors, which have some advantages such as the low cost, easy scale up, and low thermal budget. Furthermore, by increasing the aspect ratio of ZnO NWs and/or using an insulator with a higher dielectric constant, the EPCD can be further enhanced.Table 1Comparison of the various nanostructured template-based nanocapacitors, including the capacitor structure, material, and fabrication method, capacitance density, and leakage current density. Here, FA and RA represent the extracted leakage current density according to the footprint area and real electrode area, respectively, and the extracted capacitance density means the equivalent planar capacitance density (EPCD). BE and TE are abbreviations of the bottom electrode and top electrode, respectivelyReferenceTemplateFilm depositionBEInsulator (thickness)TEEPCD (frequency)Leakage current densityOur workZnO NWsALDAZOAl~2~O~3~ (5 nm)AZO92 fF/μm^2^ (1 kHz)3.4 × 10^−8^ A/cm^2^ at 2 V (FA)6 × 10^−9^ A/cm^2^ at 2 V (RA)Banerjee et al. \[[@CR5]\]AAOALDTiNAl~2~O~3~ (6.7 nm)TiN1 pF/μm^2^ (20 Hz and d.c.)5.0 × 10^−9^ A/cm^2^ at 2 V (RA)Klootwijk et al. \[[@CR14]\]Si trenchALDTiNAl~2~O~3~ (10 nm)TiN440 fF/μm^2^ (10 kHz)0.1\~1 × 10^−5^ A/cm^2^ at 2 V (FA)Morel et al. \[[@CR12]\]Si nanowiresCVD/ALDSiAl~2~O~3~ (10 nm)TiN180 fF/μm^2^ (1 kHz)1.8 × 10^−7^ A/cm^2^ at 1 V (RA)4.0 × 10^−6^ A/cm^2^ at 1 V (FA)Chang et al. \[[@CR15]\]Si nanopillarPVDN^+^-SiSiO~2~ (5 nm)Ni43 fF/μm^2^ (1 kHz)1.15 × 10^−5^ A/cm^2^ at 2 V (FA)Zhang et al. \[[@CR8]\]AAOALDAZOAl~2~O~3~ (10 nm)AZO37 fF/μm^2^ (10 kHz)1.7 × 10^−7^ A/cm^2^ at 1 V (FA)Kemell et al. \[[@CR16]\]Si trenchALDSiAl~2~O~3~ (50 nm)AZO2\~25 fF/μm^2^ (10 kHz)3 × 10^−5^ A/cm^2^ at 2.5 V (RA)1.5 × 10^−3^ A/cm^2^ at 2.5 V (FA)Li et al. \[[@CR9]\]AAOALDAZOAl~2~O~3~ (10 nm)AZO15.3 fF/μm^2^ (100 kHz)Not satisfactory (no data)Jang et al. \[[@CR10]\]CNTPECVDCNT/NbSi~3~N~4~ (65 nm)Al6.3 fF/μm^2^ (not given)2 × 10^−6^ A/cm^2^ at 1 V (RA)Sohn et al. \[[@CR6]\]AAOCVDAlAl~2~O~3~ (27 nm)CNT1.74 fF/μm^2^ (100 kHz)No data

According to the charge and discharge processes of the resistor-capacitor circuits, the charge-discharge rate of the capacitor and hence the power characteristics of the capacitors are determined by the resistance-capacitance (RC) time constant \[[@CR36]\]. The RC time constant (*τ*) is defined as the duration when the circuit current comes to e^−1^ (36.8 %) of the initial value. Figure [7a](#Fig7){ref-type="fig"} shows the charge-discharge curve of the fabricated capacitor with a 5-nm Al~2~O~3~ film and the equivalent RC circuit. The time constant is defined by *τ*~c~ and *τ*~d~ in the charging and discharging processes, respectively. When a 1 V bias is applied to the top electrode, both *τ*~c~ and *τ*~d~ are approximately equal to 550 ns; such short time constants are in accordance with the power characteristics of the electrostatic capacitor. The impedance analysis was carried out to estimate the internal resistance of the nanocapacitors, and the obtained impedance spectrum is shown in Fig. [7b](#Fig7){ref-type="fig"}. The curve shows a very steep behavior in the low frequency region, revealing good capacitor characteristics. The inset shows a magnified view of the impedance spectrum in the high frequency region, and the intercept at the real part axis indicates an equivalent series resistance (ESR) of the capacitor, revealing an ESR of about 110 Ω. Then, taking the load resistance (*R*~L~ = 50 Ω) and capacitance into consideration, the time constant was estimated to be 590 ns, which is close to the measurement result. Figure [7c](#Fig7){ref-type="fig"} shows the relationship between the charging current and time under different voltage supplies, where *V*~S1~ = 1 V, *V*~S2~ = 0.8 V, and *V*~S3~ = 0.6 V and the resulting time constants *τ*~1~, *τ*~2~, and *τ*~3~ are 550 ns. The results reveal that the time constant has nothing to do with the voltage supply, which is in agreement with the RC charge-discharge theory. The fabricated capacitors could obtain a high capacitance density, without sacrificing the power characteristics of the electrostatic capacitor.Fig. 7**a** Charge-discharge curve of the fabricated capacitor with 5 nm of Al~2~O~3~ together with the equivalent RC circuit. **b** Impedance spectrum of the capacitor, which was measured at a dc bias of 0 V with an AC signal of 5 mV over a frequency range from 1 MHz to 1 kHz. **c** The charging process of the corresponding fabricated capacitor with different voltages. The used pad area is 200 × 200 μm^2^

Conclusions {#Sec8}
===========

In summary, high-density 3D solid-state nanocapacitors based on stand-up ZnO NWs were fabricated successfully for the first time. For a 5-nm Al~2~O~3~ insulator, the capacitor had a high EPCD of up to 92 fF/μm^2^, an extremely low leakage current density of 3.4 × 10^−8^ A/cm^2^ at 2 V, and an RC time constant of 550 ns. These data reveal that the fabricated nanocapacitors have a high capacitance density, good power characteristics, and a low power consumption. In particular, such a low leakage current density means that the current nanocapacitor structure is very promising for energy storage applications. All the fabrication steps were carried out with a maximum processing temperature of 200 °C; thus, this can facilitate the manufacture of nanocapacitors on flexible substrates.
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